Small adaptions to the control unit and datapath of a RISC-V processor enable us to apply forward-mode automatic differentiation in hardware to arithmetic instructions. The presented processor design extends an existing implementation of the RISC-V ISA, written for high-level synthesis in C. With some adaptions to the existing architecture, we enable automatic differentiation in hardware. To that extent, we introduce custom RISC-V instructions. The synthesized design runs on an FPGA.
How to join online:
You can join online via Zoom, using the following link:
https://uni-kl-de.zoom.us/j/63123116305?pwd=Yko3WU9ZblpGR3lGUkVTV1kzMCtUUT09
Referenten: Johannes Schoder, Institute for Computer Science, University of Jena
Zeit: 16:00 Uhr
Ort: Hybrid (Room 32-349 and via Zoom)